

10/019056

FILED UNDER 35 U.S.C. 371

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

| | | | | | |
|--|---------------------------|----------------------------------|----------|-------------|---------------------|
| APPL NUM 10019056 | FILING DATE 04/22/2002 | CLASS 257 | SUBCLASS | GAU 2811 | EXAMINER T. TRAV |
| **APPLICANTS: Demizu Kiyoshi; Kato Tadahiro; Netsu Shigeyoshi; | | | | | |
| **CONTINUING DATA VERIFIED: THIS APPLICATION IS A 371 OF PCT/JP01/03635 04/26/2001 YES TT | | | | | |
| ** FOREIGN APPLICATIONS VERIFIED: JAPAN 2000-128502 04/27/2000 YES TT | | | | | |
| PG-PUB <input type="checkbox"/> DO NOT PUBLISH <input type="checkbox"/> | | RESCIND <input type="checkbox"/> | | | |
| Foreign priority claimed <input checked="" type="checkbox"/> yes <input type="checkbox"/> no | | ATTORNEY DOCKET NO | | | |
| 35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no | | 155/50674 | | | |
| Verified and Acknowledged Examiners's initials | | | | | |
| TITLE : Semiconductor wafer and device for semiconductor device manufacturing process <small>U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-94)</small> | | | | | |

BEST AVAILABLE COPY

| | | | | | |
|--|-----------|---------------------------|--|-----------------------|----------------------|
| NOTICE OF ALLOWANCE MAILED | | Assistant Examiner | | CLAIMS ALLOWED | |
| | | | | Total Claims | Print Claim for O.G. |
| ISSUE FEE | | Primary Examiner | | DRAWING | |
| Amount Due | Date Paid | | | Sheets Drwg. | Figs. Drwg. |
| <input type="checkbox"/> TERMINAL DISCLAIMER | | PREPARED FOR ISSUE | | Application Examiner | |
| WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only. | | | | | |

FILED WITH:

☐ DISK (CRF)☐ CD-ROM
(Attached in pocket on right inside flap)